

HARSHVARDHAN RATHOD

+91 77092 85391 hmr280606@gmail.com LinkedIn: harshvardhan-rathod GitHub: HAPPIOcrz007

Codeforces: Harshvardhan_Rathod (980+) **CodeChef:** happiocrz_007 (1300+, 2★)

EDUCATION

Dr. Vishwanath Karad MIT World Peace University <i>B.Tech, Electronics & Computer Engineering — SGPA: 8.88 (Sem I)</i>	Kothrud, Pune <i>Aug. 2025 – Present</i>
Aarham College, Camp <i>HSC (12th), Science — 73.22%</i>	Pune <i>2024 – 2025</i>
The Bishop's School, Camp <i>ICSE (10th) — 96.8%</i>	Pune <i>2022 – 2023</i>

EXPERIENCE

Pravii Technologies and Industry Solutions <i>Software Developer Intern</i>	Pune, India <i>Feb. 2026 – Present</i>
- Recruited directly (without application) to develop a Physics and Optics Analysis Tool that simulates optical systems and performs matrix-based computations. - Architecting matrix optimisation pipelines with OS-level and system-level tuning to minimise computation overhead on constrained hardware. - Applying low-latency programming techniques and memory management strategies relevant to real-time scientific simulation workloads.	
CODEC — Competitive Programming Club, MITWPU <i>Head of Management</i>	Pune, India <i>Nov. 2025 – Present</i>
- Managed budgeting, accounting, and financial approvals for a 100-member, 4-year-old department-level club focused on ICPC and CP/DSA growth. - Coordinated tripartite communication between faculty mentors, AlgoZenith (speakers, problem sets), and Prism Labs (volunteer management) for large-scale events. - Assisted in hosting and management of <i>Trifecta</i>, a 250+ participant competitive programming event organised by the club.	

PROJECTS

Stock Market Edge Simulator <i>C++, Multithreading, Low-Latency Systems</i>	2026
- Building a high-performance stock exchange simulator featuring a multithreaded matching engine with lock-free order processing. - Implementing a memory-managed order book following a small-pipe architecture to minimise cache misses and memory allocation overhead. - Applying OS-level optimisations (CPU affinity, NUMA awareness, kernel bypass concepts) to achieve sub-microsecond order matching latency targets.	
4×4 Register Read/Write Controller <i>74-Series TTL ICs, PCB Design</i>	2025 – 2026
- Designed and fabricated a custom PCB implementing a 4×4 memory register array using 74-series TTL ICs with synchronous read/write and asynchronous clear (PIPO architecture). - Engineered an intuitive physical interface prioritising hands-on learnability; presented working prototype at college hardware hackathon (finalist). - Project adopted by the college as a recommended learning kit for junior-year students in digital electronics.	

ACHIEVEMENTS

76th / 2000+ in *Code Uncode* — inter-collegiate CP contest by COEP Pune, SPIT & DJSCE Mumbai; selected for finals.

76th / 759 teams in *Impulse* — CP contest by Scaler School of Technology, Bengaluru; selected for finals.

980+ rating on Codeforces; **1300+ rating (2★)** on CodeChef; active competitive programmer across CF, LeetCode, CSES, and AlgoZenith.

TECHNICAL SKILLS

Languages: C++, C, Python, Java, SQL, HTML/CSS, JavaScript

Systems & Tools: Linux, Bash, Git, VS Code, Android Studio, Jenkins

Domains: Low-Latency Programming, Memory Management, OS Optimisation, Digital Electronics, PCB Design

Platforms: Codeforces, CodeChef, LeetCode, CSES, AlgoZenith